Latent view analytics ipo allotment status

By -

 Latentview i p o allotment status


Latent view analytics status will release soon on LINKIN-TIME website you can check your allotment status with:
1. PAN card 
2. Application number
 3. DP client ID







You can Check the status for latent view analytics soon.





Do comment down if you get the allotment for this.


This ipo hit the market on November 10 and will close on November 12, 2021. The company to raise ₹600 crores via IPO that comprises fresh issue of ₹474 crores and an offer for sale up to ₹126 crores. The company is recognized leader in Data and Analytics and a trusted partner to Fortune500 companies. The provide the services that includes Digital Solution Accelerators, Big Data Capabilities, Social Media Predictive Analytics and Analytics Tools. The company reported revenue of ₹327 crore in 2021 against the revenues of ₹330 crores in 2020. The PAT stood at ₹91.46 crores in 2021 against PAT of ₹72.85 crores in 2020. The IPO price band is fixed yet at ₹190 to ₹197. The Latent View Analytics IPO to list on NSE and BSE.




Check the video below:


Comments

Post a Comment

Popular posts from this blog

WHAT IS GSM TECHNOLOGY

By -
Image
HOW THE GSM TECHNOLOGY / GSM WORKS   The basic GSM architecture is divided into different subsystem, It defines the different elements and it run the overall GSM ARCHITECTURE system perfectly. The GSM network architecture well settled now but with the old system of this technology is backbone now so it used as the old ways. on the other hand new system is developed but, the basic GSM system architecture has been maintained, and the GSM network architecture elements perform the operation as the original one  -> The original GSM system was launched in the early 1990s The GSM network architecture is divided into these subsystem , Mobile station (MS) Base-Station Subsystem (BSS) Network and Switching Subsystem (NSS) The main point is that the User is not aware about the background process and it doesn't matter because its a fast process A block diagram of the overall GSM system architecture Simplified GSM Network Architecture Diagram Mobile sta
Read more

Xilinx ISE Design suite 10.1

By -
Image
Xilinx ISE Design suite 10.1 Xilinx Integrated Software Environment (ISE) is a powerful  yet flexible integrated design  environment that allows you to design Xilinx  FPGA and CPLD devices from start to finish. ISE includes our world class design entry, synthesis  and implementation tools  delivering the industry's fastest place and route times, ( infrared sensor)  highest performance, and most advanced design methodologies. Project Navigator is the user interface that helps you manag e  the entire design process   including  design entry, simulation,  synthesis, implementation and  finally download the configuration  of your FPGA or CPLD device. The following is an  outline of the  features offered in ISE. screen capture DESIGN ENTRY HDL Editor StateCAD State Machine Editor Schematic Editor - Engineering Capture System (ECS) CORE Generator SYNTHESIS XST - Xilinx Synthesis Technology Integration with Leonardo        
Read more